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Abstract—We present metal-gate high-κ-dielectric
enhancement-mode (e-mode) III–V MOSFETs with the
highest reported effective mobility and transconductance to
date. The devices employ a GaGdO high-κ (κ = 20) gate stack,
a Pt gate, and a δ-doped InGaAs/AlGaAs/GaAs hetero-
structure. Typical 1-µm gate length device figures of merit are
given as follows: saturation drive current, Id,sat = 407 µA/µm;
threshold voltage, Vt = +0.26 V; maximum extrinsic transcon-
ductance, gm = 477 µS/µm (the highest reported to date
for a III–V MOSFET); gate leakage current, Ig = 30 pA;
subthreshold swing, S = 102 mV/dec; on resistance, Ron =
1920 Ω · µm; Ion/Ioﬀ ratio = 6.3 × 104; and output con-
ductance, gd = 11 mS/mm. A peak electron mobility of
5230 cm2/V · s was extracted from low-drain-bias measurements
of 20 µm long-channel devices, which, to the authors’ best knowl-
edge, is the highest mobility extracted from any e-mode MOSFET.
These transport and device data are highly encouraging for
future high-performance n-channel complementary metal–oxide–
semiconductor solutions based on III–V MOSFETs.
Index Terms—Enhancement mode (e-mode), GaGdO, high κ,
III–V MOSFET.
I. INTRODUCTION
FUTURE SCALING of CMOS in accordance with Moore’slaw and to meet the demands of the International Technol-
ogy Roadmap for Semiconductors will require various nontra-
ditional solutions such as high-κ dielectrics, metal gates, and
high-mobility channels [1]. Interest has recently focused on
germanium and III–V-based material systems as likely p- and
n-channel ultimate scaling solutions because of their superior
transport properties. It is expected that the corresponding high
intrinsic hole and electron mobilities and low effective masses
should translate to higher drive current and lower access resis-
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tance [2]–[4]. III–V MOSFET technology may also find future
use in radio frequency applications at low voltage and for high
efficiency, i.e., in wireless and mobile products. In this letter,
we report record performance and mobility from implant-free
GaAs MOSFETs [5] that feature a high-κ dielectric/metal gate
stack and an In0.3Ga0.7As channel. In contrast with previously
reported GaAs MOSFET electron mobility measurements made
by noncontact methods of ungated structures [3], the data re-
ported here represent the highest mobility extracted from GaAs
MOSFET Id–Vds characteristics. Previously, enhancement-
mode (e-mode) GaAs MOSFETs with performance that was
significantly constrained by relatively high source and drain
resistance were reported [6], [7]. In this letter, we have utilized a
wet etch process to remove the gate oxide prior to ohmic contact
metallization rather than an ion mill technique, which delivers
a reduction in contact resistance by a factor of five to ten. This
is due to both the selective nature of the wet etch removal of
the oxide layer, which stops on the underlying semiconductor
surface and the lack of any damage introduced by the physical
ion milling process.
II. EXPERIMENT
The epitaxial layer structure used to fabricate the transistors
comprised the following layers that were sequentially grown on
a semi-insulating (100) GaAs substrate: a 200-nm GaAs buffer;
a 65-nm Al0.2Ga0.8As buffer; a 5-nm Al0.2Ga0.8As/GaAs
spacer; a 10-nm In0.3Ga0.7As channel; a 3-nm GaAs spacer;
a 2-nm Al0.45Ga0.55As barrier layer; a 0.5-nm GaAs layer;
and a 10-nm Ga2O3/GaGdO (GGO) dielectric stack. Silicon
δ-doping layers were placed above and below the channel,
with doping densities of 1 × 1012 and 3 × 1012 cm−2, respec-
tively. A two-level wrap-around gate design (where the gate
encircles the drain) was used to simplify the device process
flow, removing the need for isolation. First, the Pt/Au gate
was patterned by direct-write electron beam lithography (EBL)
and liftoff. Subsequently, ohmic contacts, with a source–drain
separation of 2.7 µm, were defined, again, by EBL. The GGO
dielectric stack was removed by selective HCl wet etching
(1:100 HCl:H2O, 30 s) prior to deposition of Ni/Ge/Au ohmic
0741-3106/$25.00 © 2007 IEEE
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Fig. 1. Id–Vds characteristics of a typical 1-µm gate length GaAs MOSFET
with an In0.3Ga0.7As channel. Inset: optical and SEM micrographs of a
completed device.
Fig. 2. Id–Vgs and gm–Vgs characteristics of a typical 1-µm gate length
GaAs MOSFET with an In0.3Ga0.7As channel (Vds = 2 V).
contacts, which underwent rapid thermal annealing at 430 ◦C
for 60 s. Optical and scanning electron microscope micrographs
of a completed device are shown in the inset of Fig. 1. Transmis-
sion line measurements of process control structures, alongside
the MOSFET devices, gave a contact resistance of 410 Ω · µm
and a sheet resistance of 449 Ω/sq.
III. RESULTS AND DISCUSSION
Fig. 1 shows the Id–Vds characteristics of a typical 1-µm
device, where the gate voltage was varied from 0 to 2.0 V
in steps of 0.5 V. Fig. 2 plots the Id–Vgs and gm–Vgs
curves at a drain bias of 2 V. The device figures of merit
were given as follows (measurement conditions in parenthe-
ses): Vt = 0.26 V (Vds = 2 V and Id = 1 µA/µm); Id,sat =
407 µA/µm (Vgs = 2 V and Vds = 1.75 V); maximum ex-
trinsic gm = 477 µS/µm (Vg = 1.1 V and Vd = 2 V); gd =
11 µS/µm (Vgs = 1.5 V and Vds=1.5 V); Ron=1920 Ω · µm
(Vgs = 2 V and Vds = 0.05 V); and maximum Ig = 30 pA
(maximum across full operating voltage range). Fig. 3 shows
the semilogarithmic plot of the Id–Vgs characteristics (Vds =
0.1 and 2 V), with Ig (Vds = 0.1 and 2 V) in the insert.
Drain-induced barrier lowering is effectively 0 mV/V, indi-
cating a well-scaled layer structure for this gate length. The
average S is 102 mV/dec (Vgs = −0.2 to 0.2 V and Vd = 2 V),
and the Ion/Ioﬀ ratio is 6.3 × 104 (Ioﬀ , Vgs = 0 V and Vd =
Fig. 3. Logarithm of Id–Vgs, with Ig–Vgs in the inset, of a typical 1-µm
gate length GaAs MOSFET with an In0.3Ga0.7As channel. Dashed lines:
Vds = 0.1 V. Solid lines: Vds = 2 V.
Fig. 4. Id–Vgs and gm–Vgs characteristics of a typical 20-µm gate
length GaAs MOSFET with an In0.3Ga0.7As channel. Dashed lines (inset):
Vds = 0.1 V. Solid lines: Vds = 3 V.
2 V; Ion, Vgs = 2 V and Vds = 2 V). The five to ten times re-
duction in contact resistance from previously published devices
[6], [7] has resulted in a factor of two to six times increase in
the maximum extrinsic gm. The excellent subthreshold perfor-
mance and high gm indicate a minimal interface trap density
over the complete gate voltage operation range. Details about
the device operation of implant-free flatband MOSFETs can be
found in [5].
A method that is analogous to the split CV method [8] was
used to extract the effective carrier mobility as a function of car-
rier concentration from the Id–Vgs characteristics of a 20-µm
gate length device at Vds = 0.1 V. Typical Id–Vgs and gm–Vgs
(Vds = 0.1 and 3 V) plots of an Lg = 20 µm device are given in
Fig. 4. Figures of merit are Vt = 0.45 V (Vds = 0.1 V and Id =
1 µA/µm), Id,sat = 230 µA/µm (Vgs = 3 V and Vds = 3 V),
maximum extrinsic gm = 130 µS/µm (Vgs = 2.1 V and Vd =
3 V), Ron = 7120 Ω · µm (Vgs = 3 V and Vds = 0.1 V), and
Ig = 200 pA (maximum across full operating voltage range).
The wrap-around gate design precludes the split CV mea-
surement of transistors, due to the parasitic contribution from
the large probe pads. Instead, C(Vg) at 1 MHz was measured
on annular CV structures, fabricated adjacent to the 20-µm
gate length transistors. The channel carrier concentration ns
was obtained by integration over C(Vgs). The resulting mo-
bility/carrier concentration plot (Fig. 5) can be split into two
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Fig. 5. Mobility, with band diagrams in the inset, of a typical 20-µm gate
length GaAs MOSFET with an In0.3Ga0.7As channel.
regions – low and high carrier concentrations. The insets of
Fig. 5 are the conduction band energy, Ec, and the electron
distribution, n, diagrams that are indicative of the free carrier
positions within the layer structure for each region. In the low-
carrier-concentration region, the channel charge is well con-
fined at the back of the In0.3Ga0.7As layer. In this situation, the
electron mobility is dominated by remote Coulomb scattering
from the underlying δ-doping layer. The mobility in this region
increases with charge density due to enhanced screening. At
higher concentrations, the charge distribution moves from the
rear of the channel toward the upper interface, with an in-
creasing applied gate voltage (and, thus, carrier concentration).
The mobility peaks (5230 cm2/V · s; ns = 2.8 × 1012 cm−2)
at approximately flatband (defined as zero field in the barrier
layer), which corresponds to the charge centroid being located
near the center of the channel and, hence, having the minimum
contribution from interface roughness scattering from either the
front or back interfaces. These data show good correlation to
contactless Hall effect data on similar layer structures [3]. At a
higher gate voltage, channel confinement is lost, and carriers
spill into the low-mobility GaAs spacer and Al0.45Ga0.55As
barrier layers above the channel. This mobility extraction
method neglects interface traps, which will become populated
when upper confinement is lost. Hence, Hall bar measurements
are required to determine the mobility/carrier concentration
relationship at higher charge density.
IV. SUMMARY
Recent developments in improving contact resistance have
enabled the demonstration of e-mode GaAs MOSFETs with an
In0.3Ga0.7As channel and extrinsic transconductance of over
475 µS/µm—the highest value reported to date. These 1-µm
gate length devices have excellent subthreshold performance
(102 mV/dec), positive threshold voltage (0.26 V), and large
Id,sat (407 µA/µm). A peak effective mobility of 5230 cm2/V ·
s (ns = 2.8 × 1012 cm−2) was extracted from long-channel
devices. This is the highest value reported for any MOSFET
device and indicates the potential of this technology for future
n-channel CMOS solutions.
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